Skip to content

Latest commit

 

History

History
22 lines (21 loc) · 1.22 KB

ISPD17.md

File metadata and controls

22 lines (21 loc) · 1.22 KB

Results on ISPD'17 benchmarks

Design Routed Wirelength Runtime (Sec)
clk_design1 23030 6
clk_design2 313086 41
clk_design3 1541629 185
clk_design4 3134160 339
clk_design5 4800900 485
CLK-FPGA01 2011452 260
CLK-FPGA02 2167861 236
CLK-FPGA03 5265206 506
CLK-FPGA04 3606567 328
CLK-FPGA05 4660136 486
CLK-FPGA06 5736998 532
CLK-FPGA07 2325787 290
CLK-FPGA08 1778292 232
CLK-FPGA09 2530105 336
CLK-FPGA10 4495500 465
CLK-FPGA11 4189622 408
CLK-FPGA12 3387586 365
CLK-FPGA13 3833106 386