Popular repositories Loading

1. StaticTimingAnalysis StaticTimingAnalysis Public

   Implementation of Timing Exceptions in RTL design for STA

   Tcl 2 1

2. WallaceTreeMultiplier WallaceTreeMultiplier Public

   Full Custom Design of 5-bit x 5-bit Multiplier Circuit

3. CarryRipppleAdderWithFlags CarryRipppleAdderWithFlags Public

   ASIC implementation of 64-bit CRA with flags

   Verilog

4. MIPSS_32Pipelined-Processor MIPSS_32Pipelined-Processor Public

   Verilog

5. ALU32_7nmFinFET ALU32_7nmFinFET Public

   Verilog

6. RISC32NetlsitToGDSII RISC32NetlsitToGDSII Public

   Physical Design of RISC processor