Skip to content

iamavolk/eecs151_FPGA_RISC-V_Project

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Four-Stage Pipelined RISC-V CPU with UART

Implemented using Verilog Targeted platform: Xilinx Zynq 7000-series FPGA

pic

Authors: Alexander Volkov, Anastasia Simonova

pic

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published