A design space study of different ways to implement AES accelerator instructions in a RISC CPU pipeline, obeying a 2-read-1-write register file constraint.
This is the git repository for the paper "The design of scalar AES Instruction Set Extensions for RISC-V" to appear at CHES 2021. You can see an ePrint here
See the Getting Started guide for how to use the repository.