A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
-
Updated
Nov 7, 2021 - C++
A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top Pick for 2020.
Add a description, image, and links to the rate-coding topic page so that developers can more easily learn about it.
To associate your repository with the rate-coding topic, visit your repo's landing page and select "manage topics."