A lightweight JIT compiler based on MIR (Medium Internal Representation) and C11 JIT compiler and interpreter based on MIR
-
Updated
Aug 29, 2024 - C
A lightweight JIT compiler based on MIR (Medium Internal Representation) and C11 JIT compiler and interpreter based on MIR
Modern, advanced, portable, multiprotocol bootloader and boot manager.
The RISC-V Virtual Machine
A Github Action that executes jobs/commands on non-x86 cpu architectures (ARMv6, ARMv7, aarch64, s390x, ppc64le, riscv64) via QEMU
RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-V hardware.
The Adventures of OS
The juice virtual machine was born in 2020, with the goal of realizing the smallest virtual machine of RISC-V that can run the latest kernel mainline. At the beginning of the design, it runs on a platform with only 100 KB of RAM, which does not exceed the number of C99. Three-party dependence.
World Of Warcraft 3.3.5a server
F# RISC-V Instruction Set formal specification
Tina is a teeny tiny, header only, coroutine and job library.
UART based embedded shell for embedded systems. Intended to be used for learning, experimenting and diagnostics.
A curated list of awesome MangoPi MQ-Pro images, tools and resources
Simple risc-v emulator, able to run linux, written in C.
A simple template for building a Limine-compliant kernel in C.
😎 A curated list of awesome RISC-V implementations
Add a description, image, and links to the riscv64 topic page so that developers can more easily learn about it.
To associate your repository with the riscv64 topic, visit your repo's landing page and select "manage topics."