Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems
-
Updated
Jun 25, 2020 - C++
#
timing-optimization
Here are 2 public repositories matching this topic...
Carry Cut-Back Adder (CCBA) - An approximate adder circuit with artificially-built false timing paths
-
Updated
Mar 28, 2020 - VHDL
Improve this page
Add a description, image, and links to the timing-optimization topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the timing-optimization topic, visit your repo's landing page and select "manage topics."