Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Dev #11

Merged
merged 30 commits into from
Dec 7, 2023
Merged

Dev #11

merged 30 commits into from
Dec 7, 2023

Conversation

wwhitfi7
Copy link
Owner

@wwhitfi7 wwhitfi7 commented Dec 7, 2023

Restructured internal architecture. For now, the instruction set operated on will be compiled as part of the program instead of a separate library. I may change this again later, but I want a v0 running sooner rather than later and this is simpler.

Moved this to its own branch

Signed-off-by: Wyatt Whitfield <105826584+wwhitfi7@users.noreply.github.com>
Signed-off-by: Wyatt Whitfield <105826584+wwhitfi7@users.noreply.github.com>
…ant to aknowledge compile_commands.json when pointed to it 8 different ways from sunday (and i'm too tired to care)
 \_('_')_/
…ith peanut oil

Signed-off-by: Wyatt <105826584+wwhitfi7@users.noreply.github.com>
Signed-off-by: Wyatt Whitfield <105826584+wwhitfi7@users.noreply.github.com>
across subdirectories (but we're getting there)
Signed-off-by: Wyatt Whitfield <105826584+wwhitfi7@users.noreply.github.com>
Realized targeted hardware has some specialized features that don't
generalize well. Refactored to only target a singular VPU. Will expand
to generalize if necessary much further down the line.
Signed-off-by: Wyatt Whitfield <105826584+wwhitfi7@users.noreply.github.com>
@wwhitfi7 wwhitfi7 merged commit a3a2521 into main Dec 7, 2023
This was linked to issues Dec 7, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Add 48-bit ISA to lib Add 32-bit ISA to lib Add 16-bit ISA to lib
1 participant